Q.P.Code: 16EC408

R16

H.T.No.

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

B.Tech II Year II Semester Supplementary Examinations May/June-2024 COMPUTER ORGANIZATION AND ARCHITECTURE

(Electronics & Communication Engineering)

Ti	ne	: 3 Hours	Max.	Mark	s: 60
		(Answer all Five Units $5 \times 12 = 60$ Marks)			.5. 00
1	a	Sketch the internal organization of CPU out with its functionalities and	CO1	L5	8M
	b	block diagram. Write about hierarchy of buses, bus signals and its functionalities. OR	CO1	L3	4M
2	a	Identify the crucial features to design the instruction set architecture for a specific purpose processor?	CO1	L1	6M
		Describe the Instruction set Architecture of simple computer. UNIT-II	CO1	L4	6M
3		Illustrate the basic requirements for Input and Output communication using a terminal unit such as keyboard and printer.	CO1	L2	3M
4	b	OR	CO1	L5	9M
4		Design hardware for signed magnitude addition and subtraction? Explain the process for signed magnitude addition and subtraction with flow chart.	CO1	L6 L3	6M 6M
5	a	Design a 4-bit ALU which performs arithmetic, Logical and shift	CO2	L6	6M
		operations. write about hardware organization of micro programmed control unit.	CO2	L3	6M
6	a	OR Demonstrate the general configuration of Micro programmed Control	CO2	L2	4M
		unit with a neat block diagram. Explain about address sequencing in control memory with neat			
	D	diagrams?	CO2	L1	8M
7	a	Write about Auxiliary memory devices.	CO3	L3	3M
	b	Explain the mechanism involved in Magnetic Disks and Magnetic Tapes OR	CO3	L1	9M
8		Classify and describe the possible modes of data transfer to and from peripherals with examples.	CO3	L3	12M
9	a b	Differentiate tightly coupled and loosely coupled multiprocessors. Write about Time shared common bus and multiport memory.	CO3	L2 L3	4M 8M
10	a	OR Demonstrate the pipeline organisation for following example Ai*Bi+Ci for $i = 1,2,3,$	CO3	L2	8M
	b	Implement a simple pipeline unit for floating addition and subtraction. *** END ***	CO3	L6	4M
					